[et_pb_section transparent_background=”off” background_color=”#1e73be” inner_shadow=”off” parallax=”off” parallax_method=”off” module_class=”padding10″][et_pb_row][et_pb_column type=”4_4″][et_pb_text admin_label=”Text” background_layout=”dark” text_orientation=”left”]

Patentler

[/et_pb_text][/et_pb_column][/et_pb_row][/et_pb_section][et_pb_section][et_pb_row][et_pb_column type=”4_4″][et_pb_text admin_label=”Text” background_layout=”light” text_orientation=”left”]

1. “Dynamically Estimating the Lifetime of Semiconductor Storage Elements”
   Xavier Vera, Jaume Abella, Osman Ünsal, Oğuz Ergin, and Antonio González
   US Patent 8,151,094. filed: December 30, 2005 granted: April 3, 2012 Assignee: Intel Corporation
2. “Detecting Soft Errors via Selective Re-execution”
   Xavier Vera, Oğuz Ergin, Osman Ünsal, Jaume Abella, and Antonio González
   US Patent 8,090,996. filed: March 31, 2006 granted: January 3, 2012 Assignee: Intel Corporation
3. “Enhancing Reliability of a Many-Core Processor”
   Xavier Vera, Osman Ünsal, Oğuz Ergin, Jaume Abella, and Antonio González
   US Patent 8,074,110. filed: February 28, 2006 granted: December 6, 2011 Assignee: Intel Corporation
4. “Clustered Variations-Aware Microarchitecture”
   Xavier Vera, Oğuz Ergin, Osman Ünsal and Antonio González
   US Patent 7,600,145. filed: October 26, 2005 granted: October 6, 2009 Assignee: Intel Corporation
5. “Reducing the Soft Error Vulnerability of Stored Data”
   Oğuz Ergin, Osman Ünsal, Xavier Vera and Antonio González
   US Patent 7,558,992. filed: October 10, 2005 granted: July 7, 2009 Assignee: Intel Corporation.

[/et_pb_text][/et_pb_column][/et_pb_row][/et_pb_section]